

is less than that of a large off-chip antenna ($> 1\text{dBi}$), losses due to cabling, matching and ESD protection are avoided.




Figure 3: Topology of the 5GHz miniaturized slot antenna.

The 5GHz RF frequency and varying common-mode voltage the new resonator VCO structure pose challenges for the design of the envelope detector. Fig. 4(a) shows the schematic of the envelope detector (power consumption 0.12mW). To avoid problems with common-mode-level changes of the VCO output, a differential to signal-end converter is used. As the amplitude of input signal increases, the gate voltages of the weak inversion biased [6] N-type transistors (M1, M3) decrease to keep the average drain current constant, and the output voltage V_{outp} increases correspondingly, tracking the input signal amplitude. RC filters (R2, C3, and R4, C6) remove the AC component. A replica circuit (on the right) is used to generate a pseudo-differential signal envelope.





Figure 4: (a) Envelope detector. (b) Synchronizer.

The synchronizer (Fig. 4b) works as an all-digital PLL, changing the divide-ratio and clk_sync depending on early/late decision logic. The demodulated super-regenerative data (i.e. output of the envelope detection comparator) feeds two sets of flip-flops D1, D2 and D3, D4, where D2, D3, D4 are triggered by CLK (half of clk_sync frequency) and D1 is triggered by \overline{CLK} [7]. a, b, c represent consecutive data samples with a and b coming from one super-regeneration detection period and c coming from the next. If correctly synchronized, a and c should sample the center of data eyes. Depending on the values of a, b and c the detection logic controls the divide ratio of the multi-mode divider (10, 12 or 14). The sampling position moves up (divide ratio =10), down (divide ratio =14) or does not change (divide ratio =12), depending on the early/late detection logic.

Prototype Measurements

The prototype (Fig. 5) is fabricated in an 8-level-metal 0.13 μm RF CMOS process. The receiver, including antenna, occupies 2.4mm². The total die area including pads is 4mm². To measure the BER and sensitivity of the

receiver alone, the on-chip antenna is disconnected and a pseudo-random NRZ modulated signal is fed to the LNA through a GSSG probe. The results are shown in Fig. 6. A 10dBm sensitivity improvement is observed when the synchronizer is enabled. Using the measurement setup described in [5] the gain of the passive antenna is measured to be approximately -17.0 dBi at 5GHz. The measured results are summarized and compared with [3] in Table I.




Figure 5: Die micrograph.




Figure 6: Measured BER vs. input power level at different data rate. (a) synchronizer disabled. (b) synchronizer enabled.

Table I: Summary of measurement results.

	This work	[3]
RF Frequency	4.9184-5.0668GHz	2.35-2.53GHz
Power Consumption	6.6mW	2.8mW
Sensitivity	-90dBm	-90dBm
Adjacent Channel Rejection	30dB	30dB
Data Rate	w/ on-chip antenna 120kb/s	-
	w/o on-chip antenna	200kb/s to 1.2Mb/s 500kb/s
BER	$\leq 0.1\%$	$\leq 0.1\%$
Channel Number	8	9
Energy per received bit	5.5nJ @ 1.2Mb/s, 55nJ @ 120kb/s	5.6nJ @ 500kb/s
Synchronization	On chip (digital PLL)	Manual
On-chip Antenna	Yes	No
Tank Q	35	~15
Die Area	2.4 mm ² inc. antenna	1 mm ²
Technology	0.13 μm CMOS	0.13 μm CMOS

This work was supported by the WIMS-ERC, ERC program of the NSF under Award Number EEC-9986866.

References

- [1] A. Vouilloz et al., "A low-power CMOS super-regenerative receiver at 1 GHz," *IEEE J. SSC*, vol. 36, pp. 440-451, 2001.
- [2] B. Otis et al., "A 400 μW -RX, 1.6mW-TX super-regenerative transceiver for wireless sensor networks," *ISSCC Dig. Tech. Papers*, 2005, pp. 396-606 Vol. 1.
- [3] J. Y. Chen et al., "A Fully Integrated Auto-Calibrated Super-Regenerative Receiver in 0.13 μm CMOS," *IEEE J. SSC*, vol. 42, pp. 1976-1985, 2007.
- [4] D. Shi et al., "A Compact 5GHz Standing-Wave Resonator-based VCO in 0.13 μm CMOS," *IEEE RFIC Symp. Dig.*, 2007, pp. 591-594.
- [5] N. Behdad et al., "A 0.3mm² Miniaturized X-Band On-Chip Slot Antenna in 0.13 μm CMOS," *IEEE RFIC Symp. Dig.*, 2007.
- [6] E. Vittoz et al., "CMOS analog integrated circuits based on weak inversion operations," *IEEE J. SSC*, vol. 12, pp. 224-231, 1977.
- [7] J. D. H. Alexander, "Clock recovery from random binary signals," *Electronics Letters*, vol. 11, pp. 541-542, 1975.