

A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC

Jongwoo Lee, *Member, IEEE*, Joshua Kang, *Member, IEEE*, Sunghyun Park, *Member, IEEE*,
Jae-sun Seo, *Member, IEEE*, Jens Anders, *Student Member, IEEE*, Jorge Guilherme, *Member, IEEE*, and
Michael P. Flynn, *Senior Member, IEEE*

Abstract—A switched-capacitor logarithmic pipeline analog-to-digital converter (ADC) that does not require squaring or any other complex analog function is presented. This approach is attractive where a high dynamic range (DR), but not a high peak SNDR, is required. A prototype signed, 8-bit 1.5 bit-per-stage logarithmic pipeline ADC is designed and fabricated in 0.18 μm CMOS. The 22 MS/s ADC achieves a measured DR of 80 dB and a measured SNDR of 36 dB, occupies 0.56 mm^2 , and consumes 2.54 mW from a 1.62 V supply. The measured dynamic range figure of merit is 174 dB.

Index Terms—Compander, logarithmic ADC, pipeline ADC.

I. INTRODUCTION

MOST natural signals, including light intensity and audio amplitude, are measured on a logarithmic scale. A properly designed logarithmic coding scheme is more efficient than conventional linear encoding, in that, a higher dynamic range can be represented for a given word length. In a conventional linear analog-to-digital converter (ADC), code-width is uniform over the entire input range. Logarithmic ADCs allow progressively larger quantization errors for larger input values. As an example, since the ability of the human ear to distinguish between different sound levels is less that for larger signal levels, audio signals are well suited to log encoding. Fig. 1 shows that logarithmic coding achieves better image quality than linear coding for the same number of bits.

Expansion of dynamic range is traditionally achieved through an automatic gain control (AGC) amplifier or nonlinear compression [2]. However, an AGC cannot respond to rapidly fluctuating signals. A logarithmic amplifier can be used to compress the dynamic range of an input signal [3], but this approach requires a look-up table to precisely describe the device-derived nonlinear characteristics. Alternatively, a back-end digital compander [4] can be combined with a high-resolution ADC. However, this method is power-hungry and complex. Direct logarithmic analog-to-digital conversion has exactly the same beneficial characteristics as the combination of a logarithmic amplifier and linear ADC, but with potentially much lower power

consumption. A direct log adaptation of a conventional linear pipeline ADC replaces subtraction with division, and multiplication by 2 with squaring. Reference scaling [5] enables a log domain pipeline ADC to be implemented with simple scalar multiplication and without cumbersome analog math operations such as squaring or exponents.

In this paper, we describe a logarithmic pipeline ADC technique and present a prototype logarithmic ADC which demonstrates a high dynamic range of 80dB. This approach is advantageous for many applications such as audio, imaging and sensing, where high dynamic range is required. A novel switched capacitor (SC) logarithmic pipeline ADC architecture, that does not require squaring or any other complex analog function, is introduced in Section II. Unlike a conventional pipeline ADC, the pipeline stages do not include an MDAC, so that the required accuracy of the reference voltage is greatly relaxed. Performance metrics such as signal-to-noise-ratio (SNR) and dynamic range are also discussed. Section III highlights the realization of the pipeline architecture and presents circuit details. Finally, the measured performance of a fabricated prototype is presented in Section IV.

II. LOGARITHMIC PIPELINE ARCHITECTURE

A. Logarithmic Conversion

With logarithmic coding, the LSB size varies with the input signal level. Similar to a companding digitizer, small signals are quantized at fine resolution, whereas changes in large signals are quantized at coarse resolution. Fig. 2 shows an example of a 5 bit logarithmic companding characteristic. Larger voltage inputs experience coarser quantization.

An L-bit logarithmic ADC converts an input analog voltage (V_{in}) to a digital bit sequence ($b_{L-1}, b_{L-2}, \dots, b_1, b_0$), mapping to a logarithmic domain. This mapping equation is shown in (1):

$$\log_{10} \left(\frac{V_{\text{in}}}{V_{\text{range}}} \times 10^C \right) = \frac{b_{L-1}2^{L-1} + \dots + b_0}{2^L} C. \quad (1)$$

In (1), the input voltage V_{in} is divided by the full-scale ADC input range (V_{range}), mapping the input to a nominal range from 0 to 1. A *code efficiency* factor, C is introduced. Larger values of C result in a more logarithmic input-to-digital-output relationship, emphasizing smaller signals, and resulting in a higher dynamic range. Fig. 3 illustrates how the code efficiency factor, C , affects the input-to-output relationship. Although the LSB size in a conventional ADC, $V_{\text{range}}/2^L$, is constant over the entire input range, the normalized logarithmic LSB size of a log-

Manuscript received August 19, 2008; revised April 27, 2009. Current version published September 28, 2009. This paper was approved by Associate Editor David Nairn.

J. Lee, J. Kang, S. Park, J.-S. Seo, and M. P. Flynn are with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109 USA.

J. Anders is with the Ecole Polytechnique Federale de Lausanne, Switzerland.

J. Guilherme is with the Instituto de Telecomunicações., Instituto Superior Técnico, Lisboa, Portugal.

Digital Object Identifier 10.1109/JSSC.2009.2028052



Fig. 1. Image quality comparison between 3 bit linear and 3 bit logarithmic coding. (a) Linear 3 bit coding. (b) Log 3 bit coding.




Fig. 2. Companding characteristics of 5 bit logarithmic quantization.




Fig. 3. 6 bit logarithmic characteristics for three values of code efficiencies, C .

arithmic ADC is $C/2^{L-1}$, assuming the MSB is used as a sign bit. As a result, the LSB size varies depending on the input amplitude. For the 8 bit logarithmic ADC, which is demonstrated in this work, C is set to 3, resulting in the minimum LSB size to $1.109 \times 10^{-4} V_{\text{range}}$. The theoretical dynamic range, considering only the positive polarity part of the logarithmic ADC range, is 85 dB. A sign bit adds an extra 6 dB, resulting in a theoretical dynamic range of 91 dB. The methodology for calculating theoretical dynamic range is presented later in this section.

Limitations due to noise, linearity, and device matching problems make practical circuit implementations with $C > 3$ difficult. For example, with $C = 2$, and assuming V_{range} is 1 V, the minimum LSB size of 8 bit ADC is 0.37 mV. On the other hand, with a code efficiency factor of 4 ($C = 4$), the minimum LSB size is only 7.5 μV , which makes noise and matching difficult and impractical to overcome.

By rewriting (1), the analog input corresponding to a digital code is given by

$$\begin{aligned} \nu_{\text{in}} &= V_{\text{range}} \cdot 10^{C \cdot \text{Digital code} / 2^L - C} \\ &= V_{\text{range}} \cdot 10^{C \cdot b_{L-1} 2^{L-1} + \dots + b_0 / 2^L - C}. \end{aligned} \quad (2)$$

The varying LSB size is calculated by subtracting ν_{in} values from (2) for two adjacent digital codes. Subtracting analog input values for codes 0 and 1, results in the minimum LSB size. If we

subtract the analog input values corresponding to the maximum digital codes 2^L and $2^L - 1$, we obtain the maximum LSB size. Equation (3) includes the minimum LSB size and (4) includes the maximum LSB size.

$$\text{LSB}_{\text{min}} = V_{\text{range}} \times \left(10^{C/2^L - C} - 10^{-C} \right) \quad (3)$$

$$\text{LSB}_{\text{max}} = V_{\text{range}} \times \left(1 - 10^{-C/2^L} \right). \quad (4)$$

The dynamic range (DR) is defined as the ratio of the input range (V_{range}) to the smallest resolvable signal, or the smallest difference between adjacent codes, as

$$\text{DR} = \frac{V_{\text{range}}}{\min(V_{\text{trip},j+1} - V_{\text{trip},j})} = \frac{V_{\text{range}}}{\text{LSB}_{\text{min}}}. \quad (5)$$

Then, by substituting (3), dynamic range is calculated as

$$\begin{aligned} \text{DR} &= 20 \log_{10} \frac{V_{\text{range}}}{\text{LSB}_{\text{min}}} \\ &= -20 \log_{10} \left(10^{C/2^L - C} - 10^{-C} \right)_{\text{(dB)}}. \end{aligned} \quad (6)$$

B. Logarithmic Pipeline ADC Architecture

This logarithmic ADC architecture is fundamentally different to the classical linear pipeline architecture. A linear one-bit-per-




Fig. 4. Possible implementation of logarithmic pipeline ADC stage.

stage pipeline ADC subtracts binary-weighted values of the reference from the input, attempting to reach a final residue of zero at the end of the pipeline. On the other hand, this logarithmic pipeline architecture gains up the input to each stage, attempting to ultimately achieve a residue of full-scale at the end of the pipeline.

The proposed logarithmic-domain pipeline ADC architecture is based on simple scalar multiplication and does not require cumbersome analog math operations such as squaring or exponents. A direct log-adaptation of a conventional linear 1.5-bit-per-stage, pipeline ADC would replace subtraction with division, and multiplication-by-2 with squaring. Since $\log_{10} V_{in} - \log_{10} V_{ref} = \log_{10}(V_{in}/V_{ref})$, in a logarithmic pipeline ADC a conditional attenuation (or gain) replaces subtraction, depending on the decision of the sub-ADC. This log pipeline stage differs from a conventional 1.5 bit linear pipeline ADC stage, which subtracts one of three possible MDAC outputs. In the conventional linear 1.5 bit-per-stage pipeline ADC, the stage input signal is quantized by a 1.5 bit sub-ADC and the analog residue is multiplied by 2 to fit the full-scale input range of next stage. Instead, the logarithmic 1.5 bit-per-stage architecture sets one of three different inter-stage gains depending on the sub-ADC decision. These three gain settings are achieved by switching in different values of feedback capacitance across an opamp. Fig. 4 shows a possible implementation of a stage in a logarithmic 1.5-bit-per-stage ADC.

Although Fig. 4 also includes a squarer, we next see how squaring is eliminated in this log ADC architecture. Squaring in a log ADC is equivalent to a multiplication by 2 in a linear radix-2 pipeline ADC. Considering that $2 \times \log_{10}(V_{residue}) = \log_{10}(V_{residue}^2)$, this requires squaring of the residue, but accurate and reliable squaring is difficult in the analog domain. Instead of attempting precise analog squaring, we achieve the same overall result by scaling the comparator reference voltages and gain settings for each pipeline stage. (A similar scheme is proposed in [6].)

Fig. 5(b) shows the residue characteristic of a 1.5 bit logarithmic ADC pipeline stage. For comparison, a direct linear relationship between input and output is plotted in Fig. 5(a). The residue plots are on a logarithmic scale with a normalized \log_{10} range from -3 to 0 (i.e., $C = 3$). The residue of Fig. 5(b) is




Fig. 5. Logarithmic ADC residue plot. (a) Gain of 1 over log input range. (b) Desired 1.5 bit residue but squaring is difficult. (c) Conditional multiplication — no squaring. (d) Rescale refs to get desired characteristic.

divided into three regions as there are two comparators. A modified approach in Fig. 5(c) uses the same comparator thresholds, but the gain settings are chosen so that the residue now falls entirely into the top vertical half (i.e., logarithmic range: -1.5 to 0 , or a corresponding linear range: $10^{-1.5}$ to 1). Squaring of the residue of Fig. 5(c) would double its logarithmic range to appear identical to the residue of 5(b). However, instead of squaring, a different set of comparator reference voltages is chosen for the next stage. The reference voltages are set in the top half of 5(c), effectively achieving a rescaled residue with the same shape (Fig. 5(d)). This approach is not only easier to implement but also advantageous since the reference and signal voltages become larger (i.e., closer to a normalized logarithmic value of 0) going down the pipeline. For example, the upper threshold of the second stage is 137 mV, whereas that of the first stage is 31.6 mV. Larger references are easier to generate and allow more tolerance for comparator errors.

The classic 1.5 bit-per-stage redundancy scheme used in linear pipeline ADCs [7] is adapted here to reduce the required accuracy of the comparators. Unlike the case with a linear pipeline, reference voltages are not used in MDAC stages, and therefore, redundancy significantly reduces the required accuracy of both the comparators and the voltage references. In a 1.5 bit stage, the input range of each stage is divided into three regions, corresponding to the three possible outputs of the two comparators: “00”, “01” and “11”. Redundancy can correct for both comparator offset errors and reference voltage errors with a range given by

$$\Delta V_{in,correct} = \log_{10} V_{ref} \pm \left(\frac{1}{4}\right) \log_{10} V_{ref}. \quad (7)$$

The easiest way to calculate the reference voltages is to begin on a logarithmic scale and then to return to linear scale. In the residue plot for the i th stage, the midvalue of the x axis is at

TABLE I
VOLTAGE REFERENCE AND GAIN SETTINGS IN PROTOTYPE 8 BIT ADC ($C = 3$)

Stage (i)	1 st	2 nd	3 rd	4 th	5 th	6 th
V_{ref1i}	6.7 mV	57.7 mV	169.9 mV	291.5 mV	381.8 mV	0.417 V
V_{ref2i}	37.5 mV	136.9 mV	261.6 mV	361.7 mV	420.3 mV	0.449 V
G_{1i}	31.62	5.62	2.37	1.53	1.24	1.16
G_{2i}	5.62	2.37	1.53	1.24	1.11	1.08
G_{3i}	1	1	1	1	1	1

$-C/2^i$ on a logarithmic scale. If digital correction is applied, then from (7) reference voltages are defined as

$$\begin{aligned} \log_{10} \frac{V_{ref1i}}{V_{range}} &= -\frac{C}{2^i} \left(1 \pm \frac{1}{4}\right) \\ V_{ref1i} &= V_{range} \times 10^{-1.25C/2^i} \\ V_{ref2i} &= V_{range} \times 10^{-0.75C/2^i} \end{aligned} \quad (8)$$

where V_{ref1i} is the lower threshold and V_{ref2i} is the upper threshold. Similarly, the gains for stage i are

$$\begin{aligned} \log_{10} G_{1i} &= \frac{C}{2^i}, \quad \log_{10} G_{2i} = \frac{C}{2 \cdot 2^i}, \quad \log_{10} G_{3i} = 0 \\ G_i(\nu_{in}) &= \begin{cases} G_{1i} = 10^{C/2^i}, & \nu_{in} \leq V_{ref1i} \\ G_{2i} = 10^{C/2^{i+1}}, & V_{ref1i} < \nu_{in} \leq V_{ref2i} \\ G_{3i} = 1, & V_{ref2i} < \nu_{in} \leq V_{range}. \end{cases} \end{aligned} \quad (9)$$

In (9), G_{1i} is the highest gain setting for stage inputs less than V_{ref1i} ; G_{2i} is the midrange gain for the stage inputs that lie between V_{ref1i} and V_{ref2i} ; and G_{3i} is the bypass gain for the stage inputs larger than V_{ref2i} for the i th stage. Note that $G_{1i} = G_{2i}^2$. Table I gives the stage reference and gain settings in the prototype 8 bit ADC designed with $C = 3$.

C. Gain Error in the Logarithmic Pipeline ADC

In a conventional pipeline ADC, gain errors are caused by capacitor mismatch, by finite opamp gain, and by incomplete settling of the residue amplifiers. These gain errors reduce the linearity of the ADC. While both MDAC errors and gain errors are sources of nonlinearity in a conventional pipeline ADC, only gain errors contribute to nonlinearity in this logarithmic pipeline structure because it does not include an MDAC.

Ideally, a stage output is the product of the input signal and the gain; $\nu_{out} = \nu_{in}G(\nu_{in})$, where $G(\nu_{in})$ is the ideal closed-loop gain of the inter-stage amplifier defined in (9). If we express the total gain error as $\varepsilon(\nu_{in})$, then the actual gain is $G(\nu_{in})(1 + \varepsilon(\nu_{in}))$. For example, without gain error, the midrange gain of the first stage of the prototype ADC is 5.62, but varies from 5.57 and 5.68 with a $\pm 1\%$ capacitor matching error. If we express the relationship between the input and output of each pipeline stage in the logarithmic domain, the stage output or residue can be written as

$$\log_{10} \nu_{out} = \log_{10} \nu_{in} + \log_{10} G(\nu_{in}) + \log_{10}(1 + \varepsilon(\nu_{in})). \quad (10)$$




Fig. 6. 1.5 bit residue plot and error due to finite gain.

If ε is small ($|\varepsilon(\nu_{in})| \ll 1$), we can approximate $\log_{10}(1 + \varepsilon(\nu_{in})) \approx \varepsilon(\nu_{in})/e$, where e is the natural logarithmic constant ($e \approx 2.718$) giving

$$\log_{10} \nu_{out} = \frac{\log_{10} \nu_{in} + \log_{10} G(\nu_{in}) + \varepsilon(\nu_{in})}{e}. \quad (11)$$

A new residue plot considering gain error is drawn in Fig. 6. The last term in this equation, $\varepsilon(\nu_{in})/e$, causes an undesired gain shift of $\varepsilon(\nu_{in})/e$ in logarithmic domain. The $\varepsilon(\nu_{in})/e$ term represents the input referred error in the logarithmic relationship between the stage input and output.

The gain error, $\varepsilon(\nu_{in})$, can be divided into a random component and a systematic component; $\varepsilon(\nu_{in}) = \varepsilon_r + \varepsilon_f(\nu_{in})$. The random part, ε_r , is due to device imperfections, in particular capacitor mismatch. Since different capacitors are used for each of the three gain settings, capacitor mismatch can cause INL errors. For example, a 1% capacitor mismatch in one of the gain settings of the first stage, results in an INL error of 0.16 LSB. (Note that in a signed 8 bit logarithmic ADC with $C = 3$, an $LSB = C/2^{L-1} = 0.023$ in logarithmic domain.) The systematic component, $\varepsilon_f(\nu_{in})$, results from deficient amplifier gain and is inversely proportional to the feedback factor (β). In other words, the systematic component of gain error is predictable if we know the feedback factor and the opamp gain.

The systematic gain error can be derived from finite DC gain as

$$\begin{aligned} \varepsilon_f(\nu_{in}) &= \frac{1}{G(\nu_{in})} \cdot \frac{A_0}{1 + \beta A_0} - 1 \\ &= -\frac{G(\nu_{in})}{G(\nu_{in}) + A_0} \approx -\frac{G(\nu_{in})}{A_0} \end{aligned} \quad (12)$$

where A_0 is the opamp gain, and we assume that β , the feedback factor is the inverse of $G(\nu_{in})$, the ideal gain. Using this approximation for gain error, Fig. 7 plots the systematic component of the closed-loop stage gain error due to finite DC gain. The gain error depends on the gain setting, and therefore there is a different gain error for each of the three input regions defined in (9). The absolute value of gain error in the low-range is G_2 times larger than that in the midrange, since according to (9) G_1 is the square of G_2 .

Referring to (10), we see that a constant value of ε_f causes an offset in the log relationship between stage input and output. The grey *common offset* line in Fig. 7 set at $-(G_1 + 1)/(2eA_0)$ represents the average of the maximum gain error (occurs in the low range) and the minimum gain error (occurs in the high




Fig. 7. Input-referred systematic stage gain error due to finite opamp gain for a 1.5-bit logarithmic stage.

range). The effective integral nonlinearity is the maximum distance from $\varepsilon_f(v_{in})/e$ to the average (i.e., to $(G_1 - 1)/(2eA_0)$).

To guarantee the overall ADC linearity, the effective systematic error should be less than the LSB size. To achieve an INL less than 0.5 LSB, the maximum stage gain error of the first stage can be up to 3.1%, compared to only 0.62% [9] in an 8 bit linear ADC. Unlike a linear ADC the logarithmic ADC does not include an MDAC, further relaxing the requirements for linearity. In practice, in a conventional linear ADC, the nonlinearity error caused by MDAC is larger than the nonlinearity caused by gain error [9].


From the above, we can also estimate the minimum gain required for the opamp

$$\begin{aligned} \frac{G_1 - 1}{2eA_0} < \text{LSB} &\Rightarrow A_0 > \frac{G_1 - 1}{2e} \cdot \frac{1}{\text{LSB}} \\ &= \frac{10^{C/2i} - 1}{2e} \cdot \frac{2^{L-1}}{C} \end{aligned} \quad (13)$$


where C is the code efficiency factor. As shown in (13), the gain requirement decreases exponentially down the pipeline. To achieve an INL less than 1 LSB, the minimum opamp gain of the first stage should be greater than 240.3 ($= 47.6$ dB), but only 36.3 ($= 31.2$ dB) in the second stage. This theory was tested with a behavioral model, which considers both finite opamp gain and capacitor mismatch. Fig. 8(a) shows an INL plot for opamp gains of 50 dB and 60 dB INL. Fig. 8(b) shows a histogram of worst INL for a 1000 sample Monte Carlo simulation, which assumes with a 1σ capacitance error of 1% for a 0.1 pF unit capacitor. From the behavioral simulations, we see that the logarithmic scheme has immunity to both gain error and capacitor mismatch as we discuss in this section. In addition, the input-referred offsets in pipeline stages are code-dependent and affect the linearity performance. The offsets are modeled in the behavioral simulation and the offset requirements per stage that guarantees less than 1 LSB of the INL are shown in Table II.

III. LOGARITHMIC PIPELINE ADC PROTOTYPE IMPLEMENTATION

A signed 8-bit, 6-stage, fully differential, logarithmic pipeline converter is implemented as shown in Fig. 9. The gain and references values, shown in the figure are derived using (8) and (9) with $C = 3$. Much like a linear pipeline ADC, each stage includes a 1.5 bit sub-ADC. However, instead of a 3-level MDAC,



(a)



(b)

Fig. 8. Linearity test from a behavioral model. (a) INL plot for finite opamp gain. (b) Worst case INL histogram for Monte Carlo simulation with mismatched capacitors.

TABLE II
INPUT-REFERRED OFFSET REQUIREMENTS IN PROTOTYPE 8 BIT ADC ($C = 3$)

Stage (i)	1 st	2 nd	3 rd	4 th	5 th	6 th
V_{offset}	3.2 mV	6.5 mV	13.1 mV	26 mV	53 mV	105 mV

one of three gain settings is selected by switching in different values of feedback capacitor across an operational amplifier, depending on the sub-ADC decision. As discussed above, the redundant 1.5b architecture relaxes the requirements for comparator accuracy and comparator reference voltage accuracy. The accuracy of a stage residue is largely unaffected by errors or noise on a distributed reference since the residue is decided by a programmable gain and not MDAC subtraction.

Fig. 10 shows a fully differential pipeline stage controlled by two non-overlapping $\Phi 1$ and $\Phi 2$. One of three feedback capacitors is selected to give one of three different gains depending on




Fig. 9. Logarithmic ADC architecture.




Fig. 10. Logarithmic ADC stage.

the sub-ADC decision. While Φ_1 is high, the stage input is sampled, and the feedback capacitor is reset. Φ_2 is the gain phase.

Since this logarithmic stage does not use an MDAC, the reference voltage settling requirement is relaxed in this architecture. The common mode bias, V_B , is only used to reset the common mode voltage which is 600 mV in the prototype. The operational

amplifiers are implemented as folded cascode amplifiers with pMOS input pairs. A common mode feedback circuit maintains the common mode output voltage at 600 mV. Since large signals are more coarsely quantized than small signals in logarithmic conversion, the logarithmic ADC is less sensitive to opamp gain nonlinearity.




Fig. 11. The first pipeline stage is comprised of a cascade of two SC amplifiers.

Since the highest gain setting for the first stage is 31.6 (the gain settings are 31.6, 5.6 and 1) a cascade of two programmable SC gain stages is used to implement the first pipeline stage, as shown in Fig. 11. One of the two comparators for the first stage is placed in front of each amplifier. The amplification of the first SC gain stage allows the same reference voltage to be used for both comparators and also relaxes the accuracy required for lower reference voltage. Subsequent pipeline stages require far less gain and are implemented with single SC amplifiers. Capacitors are implemented as multiples of a unit capacitor (100 fF). The use of unit ratios causes a slight error in stage gain, for example, a capacitor ratio of $17/3 = 5.66$ differs from the ideal gain of 5.62 for the first stage by 0.7%. However, this 0.7% gain error is well tolerated by the architecture, and the use of unit capacitors improves capacitor matching. Since a large input-referred offset affects the linearity of the ADC, transistor matching was carefully considered especially for the first stage. Common-centroid multi-fingered layout is used for the critical transistors. The sixth stage of the pipeline is a 2-bit logarithmic flash ADC. All stage reference voltages are generated on-chip as shown in Fig. 12.

A logarithmic function is not defined for negative inputs, but most differential natural signals have a polarity [11]. To handle negative signals, a first sign decision is made at the front of the pipeline as shown in Fig. 13. The sign stage determines the input polarity, and if necessary inverts the polarity of input to the remainder of the pipeline. This sign decision must ultimately be made at the full accuracy of the ADC. To achieve the required accuracy, the sign decision is made by a combination of two comparators; one after the front-end SHA and another at the output of the first stage. The second comparison is much more accurate because of the gain of the first stage. The estimate made at the input of the front-end comparator is sufficiently accurate to allow the first stage to correctly process the input. For small inputs where the ADC is more sensitive to sign errors, the first stage is set to the high gain setting of 31.6, with each of the cascaded amplifiers providing a gain of 5.6. In the prototype device, without correction the first decision should be accurate to $222 \mu V$, however the second decision has a margin of 1.25 mV because this second decision is made after $\times 5.6$ multiplication




Fig. 12. Reference voltage generation.




Fig. 13. Polarity decision scheme.

by the first stage. If the first decision is wrong, the second comparator corrects the polarity. An XOR of the first decision and the second decision generates the sign bit (MSB).

A differential flip-around sample and hold as shown in Fig. 14 is used for fast and linear operation [12]. The operational amplifier used in the sample and hold circuit has the same folded cas-




Fig. 14. Sample and hold circuit, and first polarity check comparator.




Fig. 15. Logarithmic ADC die micrograph.

coded structure as that of the amplifiers in the pipeline stages. To minimize the effect of charge injection, bottom plate sampling is used [13]. A two-stage regenerative comparator technique based on [14] is employed. D-flip-flops perform synchronization of data from different stages and a ripple carry adder adds the synchronized data to produce the overall 8-bit digital output [15], [16].

IV. PROTOTYPE MEASUREMENTS

A prototype device is fabricated in $0.18\ \mu\text{m}$ CMOS with a MiM capacitor option and occupies $0.56\ \text{mm}^2$ ($2.1\ \text{mm}^2$ including I/O) as shown in Fig. 15. The ADC consumes $2.54\ \text{mW}$ at $22\ \text{MS/s}$ (including clock, reference generation, biasing, and digital circuitry) from a $1.62\ \text{V}$ analog supply and a $1.78\ \text{V}$ digital supply.

Plots of the DNL and INL values obtained from measurements of the prototype ADC are shown in Fig. 16. The measured




Fig. 16. Measured DNL and INL of logarithmic ADC.




Fig. 17. Spectral density plot with 503 kHz single tone input signal.




Fig. 18. Measured SNDR, SFDR, and THD versus input amplitude.

maximum $|\text{DNL}|$ and $|\text{INL}|$ are $0.32\ \text{LSB}$ and $0.77\ \text{LSB}$, respectively. The DNL curve looks shifted up by $0.2\ \text{LSB}$ with peaking in every 16th code step. This seems to be result of the reference mismatch of the 4th stage and the final stage. The average of INL curve is adjusted to zero. The MSB (sign bit) divides the upper half codes and the lower half codes. In the DNL and INL plots, the lower half codes ($0 \sim 127$) are flipped to show code versus input relationship. The definitions of DNL and INL for




Fig. 19. Measured SNDR, SFDR, and THD versus input frequency.




Fig. 20. Measured SNDR, SFDR, and THD versus sampling frequency with 100 kHz input signal.

a logarithmic ADC are similar to those for a linear ADC except that in a logarithmic ADC the ideal step size is different for each code.

$$\text{DNL}(j) = \frac{V_{\text{trip}} - V_{\text{ideal}}}{V_{\text{ideal}}}, \quad \text{INL}(j) = \sum_{i=1}^j, \\ \text{DNL}(i)j \in \{x|x \in N, 1 \leq x \leq 2^L - 2\}. \quad (14)$$

A major difference between a linear ADC and a logarithmic ADC is that, for the latter, the LSB size varies along with the input signal (while the ratio of adjacent trip voltages remains constant). To measure the nonlinearity with a histogram test, we exploit the fact that the code density of a logarithmic ADC follows an exponential function. For a sinusoidal input, each code bin for an ideal logarithmic ADC is calculated through integration of a probability density function as

$$P_{\log}(n) = \frac{1}{\pi} \left[\arcsin(10^{Cn/2^L - C}) - \arcsin(10^{Cn-1/2^L - C}) \right] \quad (15)$$

 TABLE III
 PERFORMANCE COMPARISON

	[3]	[17]	[18]	This Work
Dynamic Range	60 dB	58.4 dB	77 dB	80.2 dB
Topology	log diode	Linear	$\Sigma\Delta$	log pipeline
Speed (2x BW [*])	312.5 S/s	30 MS/s	20 MHz [*]	22 MS/s
SNDR	49 dB	58.4 dB	69 dB	35.6 dB
Power	3 μ W	4.7 mW	56 mW	2.54 mW
FOM ₁ (pJ/con.step)	40.1	0.23	0.24	2.38
FOM ₂ (dB)	137.2	156.5	162.5	174

where n is the digital code, C is the code efficiency factor and L is the number of bits.

800,000 points were collected at a sampling rate of 22 MS/s of a 503 kHz sinusoid for the code density test of the prototype 8 bit ADC. The code density test with a sinusoidal input signal

has a known limitation in the case of log converters since the probability of hitting a code is very low for codes near zero. To overcome this limitation a large number of points should be collected.

Fig. 18 shows the measured dynamic performance versus input amplitude. The peak measured DR, SFDR and SNDR are 80 dB, 44 dB and 36 dB, respectively. The measured dynamic range is the difference in input level between the minimum detectable signal (i.e., SNDR = 0) and the maximum resolvable signal (at highest-peak SNDR).¹ The dynamic range is far greater than that of a linear ADC, however nonlinear logarithmic conversion somewhat degrades peak SNDR. Nevertheless, the measured peak SNDR is close to the 37.9 dB ideal value for a compression of $C = 3$ implemented in the prototype. Figs. 19 and 20 show the measured dynamic performance versus input frequency and sampling frequency, respectively. During test, a single tone sinusoidal input is applied and the measured digital output is reconstructed according to the ADC's exponential characteristic. As shown in Fig. 19, SNDR falls above 6 MHz. Although the two comparator polarity-detection scheme (Fig. 13) can correct for errors made by the comparator in front of the sample-and-hold, correction may fail for fast-slewing high-speed inputs.

V. CONCLUSION

A logarithmic pipeline ADC architecture that does not rely on squaring or device exponential behavior is proposed and implemented. Since the pipeline does not include MDAC, the required accuracy of the reference voltage is relaxed. A prototype logarithmic ADC was fabricated in 0.18 μm CMOS technology and the measurements of the logarithmic ADC prototype show a high dynamic range, comparable to sigma-delta ADC, but achieved with a wide bandwidth and very low power consumption.

Two figures of merit are compared with recently published converters in Table III.

The figure of merit (FOM_1) is

$$\text{FOM}_1 = \frac{\text{Power}}{2^{\text{ENOB}} \times F_s} \frac{J}{\text{conversion} - \text{step}} \quad (16)$$

(based on total power consumption including clock, reference generation, biasing, and digital circuitry) is 2.38 pJ/conversion-step. The dynamic range figure of merit (FOM_2) is 174 dB.

$$\begin{aligned} \text{FOM}_2 &= 20 \log_{10}(\text{DR}) + 10 \log_{10}(\text{BW}) \\ &\quad - 10 \log_{10}(\text{Power}) \\ &= 174 \text{ dB}. \end{aligned} \quad (17)$$

REFERENCES

- [1] D. Munson, "A note on Lena," *IEEE Trans. Image Process.*, vol. 5, no. 1, Jan. 1996.
- [2] F. Serra-Graells and J. Huertas, "Low-voltage CMOS subthreshold logarithmic amplification and AGC," in *Proc. IEEE Circuits, Devices and Systems*, Feb. 2005, vol. 152, pp. 61–70.
- [3] J. Sit and R. Sarapeshkar, "A micropower logarithmic A/D with offset and temperature compensation," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 308–319, Feb. 2004.

¹A different definition of dynamic range is required in communication applications where the desired signal must be digitized in the presence of a strong interferer. However, there are many applications, such as audio and video, where the signal does not suffer from blockers and interferers.

- [4] J. Candy, W. Ninke, and B. Wooley, "A per-channel A/D converter having 15-Segment μ -255 companding," *IEEE Trans. Commun.*, vol. 24, pp. 33–42, Jan. 1976.
- [5] J. Guilherme and J. Franca, "New CMOS logarithmic A/D converters employing pipeline and algorithmic architecture," *Proc. IEEE ISCAS*, vol. 1, pp. 529–532, May 1995.
- [6] J. Lee, S. Park, J. Kang, J. Seo, J. Anders, and M. P. Flynn, "A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s logarithmic pipeline ADC," in *IEEE Symp. VLSI Circuits Dig.*, Jun. 2007.
- [7] S. H. Lewis and P. R. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter," *IEEE J. Solid-State Circuits*, vol. SSC-22, pp. 954–961, Dec. 1987.
- [8] M. Marin, S. Cremer, J. Girardin, and B. Martinet, "Modeling the mismatch of high-k MiM capacitor," in *Proc. IEEE ICMTS*, Mar. 2007.
- [9] G. Nikandish, B. Sedighi, and M. Bakhtiar, "INL prediction method in pipeline ADCs," in *Proc. IEEE APCCAS*, Dec. 2006.
- [10] J. Guilherme *et al.*, "Design considerations for high resolution pipeline ADCs in digital CMOS technology," *Proc. IEEE Int. Conf. Electronics, Circuits and Systems (ICECS)*, vol. 1, pp. 497–500, Sep. 2001.
- [11] J. Guilherme, J. Vital, and J. Franca, "A true logarithmic Analog-to-Digital pipeline converter with 1.5 bit/stage and digital correction," in *Proc. IEEE Int. Conf. Electronics, Circuits and Systems (ICECS)*, Malta, Sep. 2001, pp. 393–396.
- [12] Y. Park, S. Karthikeyan, F. Tsay, and E. Bartolome, "A low power 10 bit, 80 MS/s CMOS pipelined ADC at 1.8V power supply," in *IEEE ISSCC Dig.*, Feb. 2001.
- [13] R. C. Taft and M. R. Tursi, "A 100-MS/s 8-b CMOS subranging ADC with sustained parametric performance from 3.8 V down to 2.2 V," *IEEE J. Solid-State Circuits*, vol. 36, pp. 331–338, Mar. 2001.
- [14] G. Yin, F. Eynde, and W. Sansen, "A high speed CMOS comparator with 8-b resolution," *IEEE J. Solid-State Circuits*, vol. 27, no. 2, Feb. 1992.
- [15] S. Lewis, S. Fetterman, and G. Gross, "A 10-b 20-Msample/s ADC," *IEEE J. Solid-State Circuits*, vol. 27, 1992.
- [16] A. Abo and P. Gray, "A 1.5 V, 10-bit, 14.3 MS/s CMOS pipeline ADC," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 599–606, May 1999.
- [17] Y. Jeon, S. Lee, K. Kim, J. Kwon, and J. Kim, "A 4.7 mW 0.32 mm² 10b 30 MS/s pipelined ADC without a front-end S/H in 90 nm CMOS," in *IEEE ISSCC Dig.*, Feb. 2007.
- [18] L. Breems, R. Rutten, R. Veldhoven, G. Veide, and H. Termeer, "A 56 mW CT quadrature cascaded $\Sigma\Delta$ modulator with 77dB DR in a near zero-if 20 MHz band," in *IEEE ISSCC Dig.*, Feb. 2007.



Jongwoo Lee (S'03–M'08) received the B.S. degree in electrical engineering from the Seoul National University, Seoul, Korea, in 2001, and the M.S. and Ph.D. degrees in electrical engineering from the University of Michigan, Ann Arbor, in 2004 and 2008, respectively.

Prior to beginning his graduate studies, he was an operation/research officer (1st LT) at the Ministry of Nation Defense in Korea for two and half years. He has been an analog circuit designer at BitWave Semiconductor, Inc., Lowell, MA, since 2008. His research interests include RF and analog/mixed circuits for low power data converters, multi-mode transceiver and biomedical applications.

Dr. Lee received the Samsung Lee Gun Hee scholarship (from 2004 to 2008), the Analog Devices Outstanding Student Designer Award (2006).



Joshua Kang (M'99) received the B.S. degree in electrical engineering from Seoul National University, Seoul, Korea, in 1998, and the M.S. and Ph.D. degrees in electrical engineering from University of Michigan, Ann Arbor, in 2004 and 2009, respectively.

From 1998 to 2002, he worked at a biomedical electronics venture, MGB Endoscopy, where he was involved in designing medical electronic devices. He joined Marvell Semiconductor, Inc., Santa Clara, CA, in 2008. His current field of research is the

design of integrated circuits for wired communication application.

Dr. Kang received a Samsung Scholarship for his Ph.D. study in 2002 and was a co-recipient of the Outstanding Student Designer Award from Analog Device, Inc. in 2004.



Sunghyun Park (S'02–M'07) received the B.S. degree from Seoul National University in 1998 and the M.S. and Ph.D. degrees from the University of Michigan, Ann Arbor, in 2003 and 2006 respectively, all in electrical engineering.

Since 2006, he has been with Qualcomm, Santa Clara, CA. In 1998, he was with the Optimal Robust Control Laboratory, Seoul National University. From 1998 to 2001, he was in the Republic of Korea Army. From 2004 to 2006, he was with Intel, Hillsboro, OR. His technical interests include integrated circuits design in the fields of data conversion, active analog filtering, power management, and calibration systems.

Dr. Park received the Korean IT national scholarship in 2001, the Analog Devices Outstanding Student Designer Award in 2003, and the Intel Foundation Ph.D. fellowship in 2004.

Dr. Park received the Korean IT national scholarship in 2001, the Analog Devices Outstanding Student Designer Award in 2003, and the Intel Foundation Ph.D. fellowship in 2004.



Jae-sun Seo (S'03–M'09) received the B.S. degree in electrical engineering in 2001 from Seoul National University, Seoul, Korea, and the M.S. degree in electrical engineering in 2006 from the University of Michigan, Ann Arbor, where he is currently pursuing the Ph.D. degree.

In fall 2006, he was with Intel Corporation's circuit research lab, and in spring 2008, he was with Sun Microsystems' VLSI research lab, exploring new circuit designs for on-chip data communication in microprocessors. His current research interests include

circuit techniques for on-chip interconnects and robust circuit design against variability.



Jens Anders (S'06) received the M.Sc. degree in electrical engineering from the University of Michigan and the diploma degree from the Leibniz University Hannover with highest honors in 2005 and 2007, respectively. He received the EON-Future Award 2007 and the ISS Study Award 2008. Currently, he is working towards the Ph.D. at the Ecole Polytechnique Federale de Lausanne in the area of CMOS transceivers for magnetic resonance imaging.

His research interests include modeling of nonlinear systems, noise in nonlinear systems as well as

analog and RF circuit design.



Jorge Guilherme (M'92) was born in Santarém, Portugal, in 1964. He received the Master and Ph.D. degrees from Instituto Superior Tecnico, Lisbon, Portugal, in 1994 and 2003, in the area of microelectronics.

He has worked in the microelectronics area since 1990 and has published more than 50 papers in the field. He has been a Professor at the Instituto Politecnico Tomar since 1996. He has been with the Instituto de Telecomunicações since 2004, in the circuits and systems group. He joined Chipidea in 1999 as an

analog designer working in the field of data converters and power management. He worked for 10 years with Arakit in the area of discrete electronics (electronic kits) and was the head of the technical department. His scientific interests are in the areas of microelectronics, data conversion, and power management.



Michael P. Flynn (SM'98) was born in Cork, Ireland. He received the Ph.D. degree from Carnegie Mellon University in 1995.

From 1998 to 1991, he was with the National Microelectronics Research Centre, Cork. He was with National Semiconductor, Santa Clara, CA, from 1993 to 1995. From 1995 to 1997 he was a Member of Technical Staff with Texas Instruments, DSP R&D lab, Dallas, TX. During the four-year period from 1997 to 2001, he was with Parthus Technologies, Cork, Ireland. Dr. Flynn joined the

University of Michigan in 2001, and is currently an Associate Professor. His technical interests are in data conversion, gigabit serial transceivers, and RF circuits.

Dr. Flynn is a 2008 Guggenheim Fellow. In March 2006, he received the 2005–2006 Outstanding Achievement Award from the Department of Electrical Engineering and Computer Science at the University of Michigan. He received the NSF Early Career Award in 2004. He is the recipient of the 1992–93 IEEE Solid-State Circuits Pre-doctoral Fellowship. He is an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC) and serves on the technical program committee of the International Solid State Circuits Conference (ISSCC). He formerly served on the program committee of the Asian Solid-State Circuits Conference and was Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II from 2002 to 2004. He is Thrust Leader responsible for Wireless Interfaces at Michigan's Wireless Integrated Microsystems NSF Engineering Research Center.